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General-Purpose Graphics Processing Units (GPGPUs) have massively parallel 
computational capabilities. Low cost and ease of programming make them a popular 
choice over other parallel architectures such as large clusters and accelerators such as 
Field-Programmable Gate Arrays (FPGAs). Mature programming frameworks for 
GPGPUs, such as CUDA from Nvidia and OpenCL from the Khronos Group, reduce the 
learning curve and development time for programming GPGPU architectures. OpenCL, a 
relatively new industry standard for parallel computing makes it possible to write a single 
program for heterogeneous platforms that is portable across multiple platforms including 
GPGPUs and multi-core processors with minimal coding modifications. 
GPGPU architectures have been successfully used for accelerating many 
computationally expensive problems including many linear algebra algorithms, which are 
inherently parallel in nature. Singular Value Decomposition (SVD) is a computationally 
expensive linear algebra matrix decomposition technique that has many applications 
including data compression, facial recognition, and solving a system of equations. As the 
dimensions of the matrix increase, SVD computation becomes increasingly time 
consuming. Since SVD is a major part of some algorithms such as Eigenfaces (a facial 
recognition algorithm based on Principle Component Analysis), the overall runtime for 
these algorithms depends heavily on the execution time of SVD. Hence, to implement 
efficient applications based on SVD, for example real-time facial recognition, it is 
desirable to accelerate the SVD algorithm. 
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 In this work, a parallel implementation of Singular Value Decomposition is 
discussed in detail. It uses many basic linear algebra techniques such as matrix-vector 
multiplication, vector norms and vector outer products. This work focuses on the 
implementation techniques, optimization methods (specifically for a GPGPU 
implementation) and their effect on the overall performance of the algorithm. We present 
the performance analysis of this algorithm on NVIDIA’s Tesla C2050 GPU as compared 
to the single-threaded serial implementation executed on an Intel 2.66 GHz Q9450 
processor. We report speedups up to 20x for the parallel SVD computation. The results 
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Singular Value Decomposition (SVD) is a common matrix decomposition 
technique with applications in various fields. Given a matrix A with m rows and n 
columns, the matrix can be decomposed using SVD as: 
 = , 
where U is an  × 
 matrix with  ≥ 
 and orthogonal columns, D is an n x n diagonal 
matrix and, and VT is an n x n orthogonal matrix [1]. A more detailed explanation of SVD 
is provided in Chapter 3. 
SVD has numerous applied uses such as data compression and solving systems of 
linear equations as explained in [2]. SVD is also commonly used in signal/image 
processing applications. One such example is Eigenfaces, a facial recognition algorithm 
based on Principle Component Analysis (PCA). Such algorithms typically involve a large 
dataset and as the data size increases, the time required for SVD computation increases 
exponentially. For example, the matrix formed by the images in the database used for 
Eigenfaces has one image per column. So, for a database of 10000 images, each image 
with the resolution of 100x100, the matrix size becomes 10000x10000. SVD can be used 
to compute the Eigen vectors for the covariance matrix of this database. The SVD 
computation of such a large database requires tremendous amount of time. Table 1.1 
shows SVD computation times for matrices of different sizes. Table 1.1 clearly shows 
that with increasing size, the computation time for the serial code executed on an Intel 
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2.66 GHz Processor increases exponentially. Hence, acceleration of this algorithm 
becomes desirable. 
Table 1.1: Increase in serial runtime with increase in matrix size 
Matrix Size ( × 
) Serial Runtime (Seconds) 
1000 × 1000 11.021325 
2000 × 2000 136.301463 
4000 × 4000 1410.563345 
10000 × 10000 29786.823024 
 
The SVD algorithm, as explained in [1] clearly defines the steps required to 
compute SVD. The analysis of the serial C code provided in [1] shows the use of basic 
linear algebra operations such as matrix-vector multiplication, vector norm and scalar-
vector multiplication, which are all inherently parallel. A number of hardware platforms 
and software tools are available that can be used to exploit this parallelism. Field 
Programmable Gate Arrays (FPGAs), multi-node clusters, and Graphics Processing Units 
(GPUs) are some of these hardware platforms. FPGAs can be used to build custom 
hardware but the learning curve associated with the tools needed for programming makes 
them a less favorable choice. Multi-node clusters make use of several high-speed 
processors connected together in a network. A parallel programming framework such as 
Message Passing Interface (MPI) can be used to implement a program in parallel. But the 




Finally, recent developments have enabled GPUs to perform general purpose 
computing, popularly known as GPGPU (General Purpose Computing on GPUs). 
GPGPUs are massively parallel devices composed of a large number of compute cores 
that can handle millions of light-weight threads which means very low overhead for 
context switching. They also have on-chip and off-chip memories to store the data. 
Efficient use of the compute cores and the memory can lead to significant performance 
improvement in a given application. Fermi from NVIDIA and Radeon from AMD are 
two state-of-the-art GPGPU architectures. The devices based on these architectures offer 
a peak performance capability of up to 1 TFLOPS [3] [4]. The leading programming 
frameworks for GPGPUs are CUDA from NVIDIA and OpenCL from Khronos Group. 
These programming APIs are easy to learn and facilitate fast development time. An 
advantage of the more general purpose OpenCL framework is that it allows an algorithm 
to be run on different hardware platforms with minimal or no modifications to the code. 
Hence, ease of programming, relatively low cost, and small size makes GPGPUs a good 
choice for accelerating day-to-day as well as scientific applications. 
In this thesis, a parallel implementation of the first two steps involved in the SVD 
computation on GPGPUs using OpenCL will be discussed. These steps are the 
Householder Bidiagonalization and the accumulation of the transformations.  These 
operations are computationally expensive and can be broken down into vector norms, 
matrix-vector multiplications and vector outer products. We will present parallel 
implementations for these operations. The third step, diagonalization of the bidiagonal 
form, is not computationally expensive and will be performed on the CPU. The 
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experimental setup consists of NVIDIA’s Tesla C2050, which is based on the Fermi 
architecture. The serial code used for performance analysis and comparison is run on an 
Intel 2.66 GHz processor. This thesis is organized as follows: Chapter 2 will present 
related work, introduction to GPGPU architectures and the OpenCL programming 
framework. In Chapter 3, the SVD algorithm will be discussed in detail. Chapter 4 will 
explain the parallel implementation of these algorithms and the optimization techniques 
used in the implementation. Chapter 5 will discuss the experimental system, results and 
the analysis of those results. Chapter 6 offers some conclusions of this work and 













RELATED WORK, GPGPU ARCHITECTURE AND OPENCL PROGRAMMING 
FRAMEWORK 
 
This chapter will discuss previous research work related to our implementation 
and introduce the GPGPU architecture and the OpenCL programming framework. We 
will also discuss some architectural details of the NVIDIA Fermi architecture that has 
been used with OpenCL for implementation of the algorithms. 
 
2.1 Related Work 
 Several parallel platforms, such as FPGAs and GPGPUs, have been explored by 
researchers for parallelizing the SVD algorithm. In [5], Lahbar and Naraynan present a 
GPGPU implementation of SVD using CUDA, the programming framework by NVIDIA. 
They compare the GPGPU implementation on NVIDIA’s GTX 280 with two 
implementations on an Intel Dual Core 2.66 GHz processor, one using MATLAB and the 
other using the Intel Math Kernel Library (MKL). They report a speedup of up to 60x 
over the MATLAB implementation and up to 8x over the Intel MKL implementation. 
 In [6], Bondhugula et al. present another GPU implementation of the SVD 
algorithm. They model the SVD computations as a graphics problem, representing 
matrices as two dimensional textures on the GPU. They compare their results with an 
Intel MKL implementation of the SVD and show some performance improvement. 
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 Rahmati et al. present the implementation of Jacobi-based SVD for image 
processing applications on an FPGA in [7]. They use dedicated multiplier blocks 
available in the Spartan-3 family of Xilinx FPGAs for matrix operations and LUTs on the 
Configurable Logic Blocks (CLBs) for calculating the rotation angles for the 
diagonalization. They compare their implementation with Intel MKL routines on an Intel 
Pentium-M processor. 
 In [8], Ker et al. present a parallel implementation for the QR decomposition 
using blocked Householder bidiagonalization. They use CUDA and some CUBLAS 
functions for their implementation. They report a speed up of up to 5x over Intel MKL 
implementation. 
 Tomov et al. present a programming model for hybrid systems with multicores 
and GPU accelerators using CUDA [9]. They present hybridization techniques for 
Cholesky, LU and QR factorizations for dense linear algebra solvers. 
 Leow et al. present a CUDA implementation of Gaussian elimination method for 
solving a system of equations in [10]. They report a speed up of up to 185x on NVIDIA 
Tesla C1060. 
 CULA [11] and MAGMA [12] are two professional Matrix Algebra libraries that 
implement several BLAS and LAPACK subroutines using CUDA. 
 NVIDIA’s GPU Computing SDK provides an optimized OpenCL routine for 
reduction of a vector [13]. Our implementation, which will be discussed in a later 
chapter, performs additional computations in the kernel to obtain the sum of the squared 
elements of the vector. 
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 While [5], [6] [11] and [12] all present GPGPU implementations of the SVD, our 
implementation differs in the choice of the programming framework. We choose the 
OpenCL framework by the Khronos group which enables cross-platform development. In 
the following sections of this chapter, we will discuss the latest GPGPU architecture and 
the OpenCL framework. 
 
2.2 History of the GPGPU 
The term Graphics Processing Unit (GPU) was coined by NVIDIA in 1999 [14]. 
Traditionally, GPUs have been used to handle pixel/vertex data efficiently and quickly. 
Special architectural changes to allow programmability of the graphics pipeline were 
introduced around 2000. This allowed acceleration of non-graphics applications with 
graphics APIs such as Cg and DirectX. But programming with these APIs was 
cumbersome since the algorithm had to be modeled in the form of a graphics problem. 
There were also limitations on memory accesses; random memory reads and writes were 
not allowed. 
In 2006, NVIDIA introduced CUDA [15], a unified software and hardware 
architecture that facilitated complete programmability of NVIDIA GPUs. OpenCL [16], 
an open standard for programming multi-core processors and GPUs, was introduced in 
2008 by the Khronos group and made programming of heterogeneous platforms possible. 
Both CUDA and OpenCL have enabled researchers to accelerate applications in various 




2.3 Basic GPU Architecture 
Figure 2.1 shows a general NVIDIA GPU architecture. A GPU has a number of 
Streaming Multiprocessors (SMs), each composed of 16 to 32 Stream Processors (SPs). 
A global thread scheduler dispatches threads to different SMs. Each SM has its own 
thread dispatcher that schedules thread execution on individual SPs. Each SM has a 
shared memory that is common to all the SPs within that particular SM. The GPU 
architecture also has a DRAM that is shared by all the SMs. We will focus on GPUs from 
the Fermi architecture family [17], the latest GPU architecture by NVIDIA. 
 






2.3.1 NVIDIA’s Fermi Architecture 
NVIDIA’s Fermi architecture has major improvements over previous GPU 
architectures such as the G80 and GT200. It has more compute cores, more memory and 
Error Correction Codes (ECC) support for all the register files, caches and DRAM. The 
Fermi architecture double-precision performance has improved 8x over previous 
architectures. GPUs based on NVIDIA’s Fermi architecture feature up to 512 cores (SPs) 
organized into 16 SMs consisting of 32 SPs with up to 6GB memory. The SMs share a 
common L2 cache. Each SM has a scheduler and dispatch unit that manages the 
execution of threads. In this work, we have used a Tesla C2050 based on the Fermi 
architecture. 
 
2.4 OpenCL Architecture and Programming Framework 
OpenCL is an open standard for parallel computing from the Khronos group and 
is not tied to a specific platform. OpenCL can be used to develop applications for CPUs, 
GPUs and other processors such as DSPs. To provide this cross-platform support, 
OpenCL utilizes a subset of ISO C99 with extensions for parallelism [16]. We will 
discuss the OpenCL platform model, execution model, memory model and programming 
model in this section.  
 
2.4.1 OpenCL Platform Model 
Figure 2.2 shows the platform model of OpenCL, which consists of a host and one 
or more compute devices. The host is usually a CPU and a compute device can be a 
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multi-core CPU, GPU or other such devices. In this work, a compute device will be a 
GPU. A compute device is further divided into several compute units, which on a GPU, 
maps to a streaming multiprocessor (SM). The compute unit is composed of several 
processing elements (PEs), which are the individual processing cores (SPs) on NVIDIA 
GPUs. 
 
Figure 2.2: OpenCL Platform Model [16] 
 
2.4.2 OpenCL Execution Model 
The OpenCL execution model defines how threads are mapped to the processing 
elements. Threads executing on the device can be divided in work groups and a work 
group executes on a single MP where one thread is scheduled for execution on a PE. 
Threads are identified using a unique ID, which can be obtained by requesting the global 
ID or a combination of work group ID, work group size and the local ID of the thread 




Figure 2.3: OpenCL Execution Model 
 
The global index space is called NDRange. In Figure 2.3, Gx is the global index 
space in the x dimension and Gy is the global index space in the y dimension. The 
NDRange is divided into several work groups as shown in Figure 2.3, where Wx and Wy 
are the dimensions of each work group in the x and y dimensions. Therefore there are Wx 
* Wy work items in each work group. Finally, the number of work groups in an NDRange 
is Gx / Wx * Gy / Wy. Figure 2.4 shows an example of OpenCL indexing. A 1-D array with 
8 elements has unique global IDs ranging from 0 to 7. We divide this global index space 
into two work groups so that each work group has 4 elements. The work groups have 
unique group IDs. Also, the work-items within the work group are identified with thread 
IDs ranging from 0 to 3. We can access an element in the array in two ways: 
1. By directly using the global ID. 
12 
 
2. By using the combination of group ID, group size and thread ID: 
Index = (Group ID * Group Size) + Thread ID 
 
Figure 2.4: Example of OpenCL Indexing 
 
2.4.3 OpenCL Memory Model 
The OpenCL memory model is shown in Figure 2.5. As seen in the figure, each 
processing element has a private memory that is not accessible to other PEs. This 
memory is used to store temporary data needed for execution of that particular PE. Each 
work group has a local memory that is shared by all the threads within that work group. 
Private and local memories are on-chip and faster because they have much lower latency. 
Each device also has a global and a constant memory that are off-chip. All threads 
executing on the device have access to these memories and can read/write a location in 
the global memory, but the constant memory is read only. Typically, the data transferred 
from the host to the device is stored in global memory. It is the programmer’s 
responsibility to move the data from the global memory to the local memory as needed 




Figure 2.5: OpenCL Memory Model [16] 
 
2.4.4 OpenCL Programming Model 
As shown in Figure 2.6, an OpenCL code is divided into host code and kernel 
code. Through a query, the host code obtains information about the platform and devices 
and creates contexts and command queues for those devices. A context contains 
information about the devices, memory associated with the devices and information about 
the command queues for those devices. Each device has a separate command queue, 
which is used to hold all the commands submitted to the device for execution. These 
commands typically include kernels to be executed on the device and data transfer 
commands used to move the data between the host and the device. The kernel code is 
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executed on the device by all the threads concurrently. The kernels are typically executed 
in ‘data parallel’ manner, although OpenCL also supports a ‘task parallel’ model.  
 
Figure 2.6: Structure of an OpenCL Program 
 
Threads within a work group can synchronize using a work group barrier ensuring 
that all threads in the work group are at the same point. There is no mechanism for 
threads in two separate work groups to synchronize. In the case of multiple kernels, the 
programmer can explicitly synchronize between two kernels from the host code using 








In this chapter, we introduced the GPGPU architecture and OpenCL programming 
framework. Later chapters will introduce the SVD algorithm, the parallel implementation 






















THE SVD COMPUTATION 
 
Chapter 2 introduced the OpenCL framework and the GPU architecture. This 
chapter will introduce the SVD algorithm in detail. It will explain the steps involved in 
computation of the SVD and will highlight parts of the algorithm that can be computed in 
parallel. 
 
3.1 SVD Computation 
As explained in Chapter 1, Singular Value Decomposition, commonly referred to 
as SVD is a matrix decomposition technique with application in many fields. A matrix A 
with m rows and n columns can be decomposed using SVD as [18] [1]: 
  =  , Equation 3.1 
where U is an m x n matrix with orthogonal columns, D is an n x n diagonal matrix, and,  is an n x n orthogonal matrix. 
SVD computation involves three major steps: 
1. Householder bidiagonalization. 
2. Accumulation of left and right hand transformations. 
3. Diagonalization of the bidiagonal form.  
The following sections will discuss each of these steps in detail. 
 
3.2 Householder Bidiagonalization 
In linear algebra, before performing any complex operations on a matrix, it is 
preferable to reduce it to a simple form such as a bidiagonal or a tridiagonal form. Such 
reduction often involves annihilating some elements in each column and / or row of the 
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matrix with reflection and rotation techniques [18]. For Householder bidiagonalization, 
Householder reflections are used. A Householder matrix P that transforms a vector is 
defined [18] as: 
  =  − 2 , Equation 3.2 
where I is the identity matrix and vector v is orthogonal. 
 According to the definition of the Householder reflector, multiplying a vector x, 
composed of a column of A starting from the diagonal element or a row of A starting 
from the element next to the diagonal element, with Householder matrix P should result 
in annihilation of all the elements of Px except the first one. 
  = 	 ! − 	 2 "  =  − 	 2  Equation 3.3 
From Equation 3.2, we can see that the computation of P depends on the choice of vector 
v. Consider vector #$ = [1, 0, …, 0]T with a length that is equal to that of vector v. Because 
of the nature of the Householder transformation, Px should be a multiple of #$, which 
means that 	%	&'
(#$). It implies that		%	&'
(, #1). Substituting  =  + +#$ in 
Equation 3.3 gives: 
  = !1 − 2  + +$ + 2+$ + +,"  − 2+  #$ Equation 3.4 
To make the coefficient of x in Equation 3.4 equal to zero, we choose + = ±‖‖,#$. 
Therefore, v becomes: 
  =  ± ‖‖,#$ Equation 3.5 
Substituting the value of v from Equation 3.5 into Equation 3.3, we obtain: 
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  = ! − 2 "  = ∓‖‖,#$ Equation 3.6 
Algorithm 3.1 [18] demonstrates the steps necessary to compute the Householder vector v 
for a vector %0. 
 
3.2.1 Algorithm 3.1 (Computation of Householder vector) 
Input: A column or row of matrix A, Output: Householder vector v. 
Indexing starts from 1. 
i. Compute 2 = ‖‖,,. 
ii.  = 31		(2: 
)7 
iii. if 2 = 0, 8 = 0 
iv. else 
v.  9 = √2 
vi.  if (1) ≤ 0 
vii.   (1) = (1) − 2 
viii.  else 
ix.   (1) = <=(>($)?@) 
x.  end 
xi.  8 = ,A($)B(=?A($)B) 
xii.   = AA($) 
xiii. end 
 
To reduce matrix A to the bidiagonal form, we choose vector x as one of the 
columns of the matrix. We compute the vector v for x and update matrix A. By repeatedly 
applying Algorithm 3.1 for each column and row of a matrix, we can completely reduce 
it to the bidiagonal form. The choice of x for columns of the matrix versus rows of the 
matrix is slightly different. When choosing x for a column, we choose it from the 
diagonal element. When choosing x for a row, we choose it from the element next to the 
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diagonal element. Algorithm 3.2 [18] explains the complete procedure for Householder 
bidiagonalization of a matrix. 
 
3.2.2 Algorithm 3.2 (Householder Bidiagonalization) 
i. for i = 1:n 
ii.  Compute β and v for (C: , C) which is the column of matrix A starting 
 from the diagonal element as explained in Algorithm 3.1. 
iii.  Update matrix A using (C: , C: 
) = (D<E?$ − 8)(C: , C: 
) 
iv.  Store v in place of the column (C + 1: , C) = (2:  − F + 1) 
v.  if i ≤ n-2 
vi.   Compute β and v for (C, C + 1: 
)which is the row of matrix A  
  starting  from the element next to the diagonal element as  
  explained  in Algorithm  3.1. 
vii.   Update matrix A using  (C: , C + 1: 
) = (C: , C + 1: 
)(0<E − 8) 
viii.   Store v in place of the row (C, C + 2: 
) = (2: 
 − F) 
ix.  end 
x. end 
 
3.2.3 Parallelism in Householder Bidiagonalization 
 Computation of the Householder matrix (Algorithm 3.1) involves computing the 
sum of squared elements of vector x, which can be achieved by a parallel reduction 
mechanism where each thread computes the sum of two elements in the vector. After one 
reduction pass, we obtain 
00GDHIJKLMNOPQR partial sums. These can then be added 
sequentially to produce the final result. 
 Algorithm 3.2 uses Algorithm 3.1 in step (ii). Both steps (ii) and (iv) involve 
updating the matrix: 
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 (C: , C: 
) = (D<E?$ − 8)(C: , C: 
)= (C: , C: 
) − 8(C: , C: 
) 
Equation 3.7 
This update involves one matrix-vector multiplication and one outer product. Both of 
these operations can be parallelized. For the matrix-vector multiplication, the matrix and 
the vector are divided into several blocks. Each thread computes the dot product of one 
block vector and each row in one block of the matrix in parallel. For the outer product, 
the column vector is multiplied by each element in the row vector and then added to the 
respective column of the matrix. Each thread block handles a block of the column vector, 
multiplies it with the corresponding element in the row vector and updates the 
corresponding block of the matrix. This part of the algorithm is executed on the GPU. A 
more detailed explanation for the parallel implementation is provided in Chapter 4. 
 
3.3 Accumulation of left and right hand transformations 
 The transformations that reduce the matrix to the bidiagonal form are nothing but 
left and right singular vectors. For a matrix A, B is the bidiagonal form after applying the 
Householder reflectors. 
 S = T, Equation 3.8 
where, 
  = ( − 8$$)( − 8,,) … ( − 800) Equation 3.9 
and, 
 T = ( − 8$$)( − 8,,) … ( − 80<,0<, ) Equation 3.10 
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Equation 3.9 represents the column transformations and Equation 3.10 represents the row 
transformations. From Algorithm 3.2 Step (iii), we can see that the Householder vectors 
are stored in place of the columns and rows of the matrix under consideration. Using 
these vectors, we can construct the left and right hand singular matrices U and V as 
mentioned in Equation 3.1. Right hand transformations are accumulated first in V, and 
then the left hand transformations are accumulated. Algorithm 3.3 illustrates this 
operation. 
 
3.3.1 Algorithm 3.3 (Accumulation of transformations) 
%0>0 
i. Initialize V to all zeros. 
ii. for i = n:0 
iii.  Copy ith row of A to ith column of V. (: , C: 
) = (C: 
, : ). 
iv.  Update V with row transformation vectors.  = ( − 8) 
v. end 
A similar algorithm is employed on the column vectors to accumulate the left hand 
transformations. 
 
3.3.2 Parallelism in Algorithm 3.3 
 Algorithm 3.3 Step (ii) is similar to Algorithm 3.2 Step (ii). The update involves a 
matrix-vector product and an outer product. Hence, the parallelization methods 
mentioned before for the Householder bidiagonalization also apply to Algorithm 3.3. 




3.4 Diagonalization of the bidiagonal form 
 This step iteratively annihilates the super-diagonal elements and produces the 
diagonal matrix D as in Equation 3.1. This is achieved with the help of implicit QR shifts 
that use Givens rotations [1] [18]. A Givens matrix G has the form: 
 W = X Y − YZ, Equation 3.11 
where, Y = cos ^ and		 = sin ^. Multiplying a vector  = 3 c7 with the Givens 
matrix rotates it by θ radians. We can choose θ such that one of the elements of vector v 
is made zero. We begin from the bottom 2x2 minor in matrix B, which is the bidiagonal 
matrix and perform the Givens rotations on all the minors moving up diagonally. 
Algorithm 3.4 [18] explains the steps involved in this operation. 
 
3.4.1 Algorithm 3.4 (Diagonalization of the bidiagonal form) 
i. Find c = d00, e = d0,0?$ where d00is the eigenvalue of the bottom 2x2 matrix 
formed by f = SS. Computation of f is not necessary as we only need the 
bottom 2x2 elements. 
ii. for i = n:1 
iii.  Determine Y = cos ^, 	 = sin ^ such that after applying Givens rotations 
 to the vector 3c e7, z becomes zero and apply the transformation to the 
 corresponding elements of S. 
iv.  c = gEE, e = gE,E?$ 
v.  Determine Y = cos ^, 	 = sin ^ such that after applying Givens rotations 
 to the vector 3c e7, z becomes zero and apply the transformation to the 







3.4.2 Parallelism in Algorithm3.4 
 Algorithm 3.4 is iterative and the amount of data handled in a single iteration is 
relatively small. Hence, it is not suitable for data parallel techniques and this portion of 
the algorithm is executed on the host, i.e., the CPU. 
 
3.5 Summary 
 In this chapter, the details of SVD computation were discussed and the 
parallelism in each step of the algorithm was highlighted. Chapter 4 will discuss the 
parallel implementation in more detail along with optimization techniques used to 
















PARALLEL IMPLEMENTATION OF THE FIRST TWO STEPS OF THE SVD AND 
OPTIMIZATION TECHNIQUES 
 
 Chapter 3 introduced the SVD algorithm, steps involved in SVD computation and 
the parallelism inherent to each step. In this chapter, we will explain the parallel 
implementation of the SVD algorithm and the optimization techniques that utilize the 
GPGPU hardware fully. We will refer to the equations and algorithms described in 
Chapter 3, explain how the SVD computation is a sequence of basic linear algebra 
operations, and demonstrate their parallel implementation. 
 
4.1 Overview of Parallel Implementation 
 As explained in Chapter 3, the SVD algorithm consists of three major steps: 
1. Householder Bidiagonalization 
2. Accumulation of Left and Right Hand Transformations 
3. Diagonalization of the Bidiagonal Form 
Steps 1 and 2 have more parallelism and are executed on the GPGPU, while Step 3 is 
implemented on the CPU. The following sections will describe the parallel 
implementation of Steps 1 and 2 in detail. Figure 4.1 illustrates this division of 
computation between the host CPU and GPGPU clearly. 
 For a matrix with n columns, the Householder Bidiagonalization is achieved using 
Householder reflections on each row and column one by one as explained in Chapter 3. 
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Starting with the first column (from the first diagonal element), we first apply the column 
reflections, then the row reflections on the row that contains the same diagonal element. 
We repeat this process on all the columns and rows sequentially. For the accumulation of 
transformations, we use the same process in reverse order, i.e., we start from the last row, 
compute the transformation for the last column, and then go up diagonally to the first 
column. Hence, for the first step, we iterate from 0 to n-1 performing one Householder 
step in each iteration. Similarly, for the second step, we iterate from 0 to n-1 and in each 
iteration, we perform one Accumulation step. The following sections in this chapter will 
explain the parallel implementation of the Householder and Accumulation steps. 
 







4.2 Parallel Implementation of Householder Bidiagonalization 
 This procedure requires computation of the length of the matrix, one matrix-
vector multiplication, and one outer product for updating the matrix. This section will 
describe the parallel implementation of each of the above steps in detail. 
 
4.2.1 Computation of the length of a vector using Reduction 
 From Algorithms 3.1 and 3.2 in Chapter 3, the first step in Householder 
Bidiagonalization is determining the Householder vector v that requires calculation of the 
length of a row or column of the given matrix. The length of a vector x with n elements is 
calculated as: 
 hi (C),0Ej$  
Equation 4.1 
This operation is performed on the GPGPU by a reduction kernel. Each element in the 
vector is first squared. The vector is divided in 
00GDHIJKLMNOPQR parts, where 
numThreadBlocks is the number of work groups scheduled for execution on the 
GPGPU. Each work group or thread block operates on its elements to produce a partial 
sum by applying the reduction technique. For = 00GDHIJKLMNOPQR , each work group 
requires 
k, processing elements. Each processing element computes the sum of 2 
elements resulting in 
k, sums after the 1st level of reduction. This process continues until 
the total sum is obtained for all the elements in that work group, resulting in 
00GDHIJKLMNOPQR partial sums. These sums can be added sequentially to obtain the final 
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sum. Figure 4.2 illustrates this reduction process. Our implementation of reduction is 
specific for the first step of the SVD computation and it is different from the optimized 
OpenCL reduction kernel provided with the NVIDIA GPU computing SDK [13]. We 
square each element of the vector before adding, and hence, perform more operations. 
Therefore, we will not provide any comparisons between these two implementations. 
 








4.2.2 Matrix-Vector Product 
 After the reduction, we update the matrix A using:  
(C: , C: 
) = (D<E?$ − 8)(C: , C: 
)= (C: , C: 
) − 8(C: , C: 
) 
Equation 4.2 
Equation 4.2 is Step (iii) of Algorithm 3.2. This step represents a matrix-vector 
multiplication (g = (C: , C: 
)) and an outer product ( = g), which is then 
subtracted from the original matrix A. In the parallel implementation, the vector is 
divided into blocks of local work size lmn = 00GDHIJKLMNOPQR, where n is the size of the 
vector, numThreadBlocks is the number of work groups scheduled for execution on the 
GPGPU, and LWS is the number of threads or processing elements per work group. The 
matrix is divided into blocks of LWS rows/columns, containing LWS elements. Each 
thread computes the dot product of one vector block with one row/column block of the 
matrix. Hence, n partial dot products are computed in parallel, one by each thread. This 
process is repeated with the remaining blocks of the matrix, and the vector and the dot 
products are added to the ones computed for the first block, finally producing the 
resultant vector. We get the final result after 
opqrpq iterations, where GWS is the Global 
Work Size that is equal to the size of the vector. GWS must be divisible by LWS. If it is 
not divisible, we have to append some zeros to the vector such that GWS becomes an 
integer multiple of LWS. The parallel implementation of the matrix-vector multiplication 
on the GPGPU is shown in Figure 4.3. The serial implementation of the matrix-vector 
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product has a computational complexity of s(
,), while the parallel implementation has 
a complexity of s(
 × lmn). 
 
Figure 4.3: Parallel Matrix-Vector Product on the GPGPU 
 
4.2.3 The Outer Product 
 The outer product of two vectors (', g)%0 produces a matrix with n rows and n 
columns. A column vector is multiplied by each element of a row vector (or vice-versa) 
to produce a corresponding column of the resultant matrix. Hence, it is a series of scalar-
vector products. In Householder Bidiagonalization, instead of creating a new matrix, we 
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update the elements of the given matrix. In the parallel implementation of this procedure, 
one of the vectors and the matrix are divided in blocks of size LWS just as in matrix-
vector product. Each thread computes the multiplication of one vector block with each 
element of the other vector and then updates corresponding row/column block of the 
matrix. Thus, n scalar-vector multiplications are carried out in parallel in one iteration for 
one block. This process is repeated for the remaining blocks until we compute the scalar-
vector multiplication of the whole vector with each element of the other vector. The serial 
implementation of this operation has a computational complexity of s(
,), while the 
parallel version has a computational complexity of s( 0rpq). Figure 4.4 shows the parallel 
implementation of the outer product. 
 
Figure 4.4: Parallel Implementation of the Outer Product on the GPGPU 
 
4.3 Accumulation of Left and Right Hand Transformations 
 According to Algorithm 3.3, the matrix update required for accumulation of the 
transformations has the form: 
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(C: , C: 
) = (D<E?$ − 8)(C: , C: 
)= (C: , C: 
) − 8(C: , C: 
) 
Equation 4.3 
Equations 4.3 and 4.2 are similar and as in Equation 4.2, Equation 4.3 also represents one 
matrix-vector product and one outer product. Hence the parallel implementation for this 
step is same as that of Householder Bidiagonalization. 
 
4.4 Optimization Techniques 
Along with parallelizing the algorithm, optimizing the code to handle the data 
efficiently is also important. Once the data is transferred to the compute cores, 
computations are rapidly performed. However, the transfer of data from the host to the 
device and the transfer of data between the global and the local memory pose a 
bottleneck for the overall performance and speed of the application. The optimization 
techniques discussed here aid in efficient data management. 
 
4.4.1 Use of Local Memory 
Local memory or shared memory is located on-chip and is shared by all threads 
within a work group. The off-chip global memory has a latency of 400 to 600 cycles [15] 
[19] and hence, repeated access should be avoided. In cases where a large number of 
operations will be performed on the data necessitating repeated access, copying the data 
to the local memory from the global memory and then performing the operations on that 
data yields better performance, since the local memory is much faster. A common 
method used in such cases is copying one block of data to the local memory of each work 
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group, performing the operations and then copying the result back to the global memory. 
We have used this method for the reduction, the matrix-vector product, and the outer 
product kernels. 
In the reduction kernel, we must access one vector block repeatedly in order to 
compute the partial sum for that block. Hence, we copy that block to the local memory 
first and then perform the reduction. In the matrix-vector product kernel, each vector 
block is accessed repeatedly for its multiplication with the corresponding column/row 
vector block from the matrix. Hence, we first copy the vector block to the local memory 
and then perform the multiplication. Similarly, in the outer product kernel, the vector 
block is accessed repeatedly for its multiplication with the corresponding elements in 
another vector block. Hence, it is first copied to the local memory before the operations 
are executed. We do not need to copy the matrix blocks to the local memory as each 
element in a block is accessed only once. The code snippet in Figure 4.5 illustrates how 
to copy the data from the global memory to the local memory. Assume array A is stored 
in the global memory, has a size of 8 and the local work size (LWS) is 4. Therefore the 
global ID ranges from 0 to 7 and the local ID ranges from 0 to 3. We declare a local array 
(named sdata in the code snippet) of size LWS, i.e. 4. Each work group has its own local 
array; in this case 2. We copy 4 elements into each local array, the first 4 elements are 
copied to the local array belonging to the first work group and the remaining 4 elements 
are copied to the local array belonging to the second work group. We then perform the 
operations on the local data and copy the result back to the global memory. It is possible 
to utilize conditionals for copying only the required part of the array from some offset. 
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The barrier used in the code ensures that all threads within the work group have reached 
the same point in the execution path. 
__kernel void xxx(__global float *A) 
{ 
    int gid = get_global_id(0); 
    int tid = get_local_id(0); 
    int LWS = get_local_size(0); 
    __local sdata[LWS]; 
    sdata[tid] = A[gid]; 
    barrier(CLK_LOCAL_MEM_FENCE); 
    /* Perform operations on local data */ 
    /* Write the result back to the global memory */ 
} 
Figure 4.5: Use of Local Memory 
 
4.4.2 Minimizing Transfer of Data between the Host and the Device 
 Before performing any GPGPU operations on the data, the data must first be 
transferred to the device and once the results are obtained, they must be transferred back 
to the host. Such transfers add a significant overhead if repeated frequently, and any 
unnecessary transfers must be avoided. In our implementation of the reduction kernel, we 
compute 
0rpq partial sums on the device; where n is the number of elements in the vector 
and LWS is the local work size. To get the complete length of the vector, we must add 
these partial sums sequentially. Since the CPU has a higher clock rate than the GPGPU, a 
natural choice would be to transfer the array of partial sums back to the host, compute the 
sum and transfer it back to the device. Since the lengths of all the rows and columns 
starting from the diagonal element must be computed, n transfers will be required 
between the host and the device, which will add a large overhead and reduce the speed of 
the algorithm. Hence, we compute the sum sequentially on the device, even if it is slower 
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than it could be computed on the host, because the overhead from the data transfers 
makes it cost prohibitive. We transfer the data to the device, perform the Householder 
Bidiagonalization and accumulation of transformations and, finally, copy the result back 
to the host eliminating any unnecessary transfer of the data in between. 
 
4.4.3 Ensuring Same Execution Path for All the Threads and Reducing Conditional 
Statements 
 If the device encounters an if-else condition in the code, it evaluates both the 
conditions. Different threads in the work group may follow different execution paths and 
the evaluation of both the conditions serializes the code reducing the performance [15] 
[19]. Hence, it is important to avoid divergent paths. In our implementation, to make the 
global work size an integer multiple of the local work size, we select the number greater 
than the dimension of the matrix (either number of rows or columns), which is a multiple 
of the local work size. Hence, when we copy the elements from the global memory to the 
local memory, if the indices are out of bounds, we make those entries in the local 
memory 0. An if-else condition seems an easy choice in such a situation, but since 








if (global_id < num_columns)  
 local_vector[thread_id] = A[global_id]; 
else 
 local_vector[thread_id] = 0.0f; 
 
Improved implementation: 
temp = 0.0f; 
if (global_id < num_columns) temp = A[global_id]; 
local_vector[thread_id] = temp; 
Figure 4.6: Avoiding Unnecessary Conditional Statements 
 
4.5 Summary 
 In this chapter, we discussed the overview of the SVD algorithm and the details of 
the parallel implementation of the two steps necessary for SVD computation. We also 
discussed some important optimization techniques that help improve the performance of 












EXPERIMENTAL SYSTEM AND REULTS 
 
 Chapter 4 described the parallel implementation of the SVD algorithm and the 
optimization techniques. In this chapter, we will explain the experimental system used for 
executing the parallel and the serial codes. We will also describe the speed up calculation 
method, the different time components of the parallel implementation, and the memory 
requirements for the parallel implementation and present the results of our work. 
 
5.1 Experimental System 
 The experimental system consists of an Intel Q9450 2.66 GHz quad core CPU 
that acts as the host and an NVIDIA Tesla C2050, a GPGPU based on the Fermi 
architecture. The single-threaded serial code executes completely on the CPU while the 
parallel implementation executes part of the code on the GPGPU and some on the CPU. 
As explained in Chapter 3, the Householder Bidiagonalization and accumulation of the 
transformations executes on the GPGPU, and the diagonalization of the bidiagonal form 
is performed on the CPU. Table 5.1 shows the important specifications for the NVIDIA 
Tesla C2050. The warp size specifies the number of threads active at a given time on a 
multi-processor. At most, 32 warps can reside on a multi-processor simultaneously, 
meaning 1024 threads can be scheduled for execution on a multi-processor 




Table 5.1: Tesla C2050 Specifications 
Number of Compute Units 14 
Number of Processing Cores 448 (32 per Compute Unit) 
Maximum Clock Frequency 1147 MHz 
Global Memory Size 2687 MB 
Local Memory Size 48 KB 
Number of Registers per 32 Processing 
Cores 
32768 
Warp Size 32 




5.2 Speed Up Calculation 
 The serial and parallel codes are run on matrices of varying sizes with varying 
local work sizes and their execution time is compared. Both versions of the code read the 
matrices from binary files compute the SVD and write the results back to the binary files. 
The time required for reading and writing the files is not considered in the execution 
time. However, the time required for transferring the matrices to the device and 
transferring the result back to the host is considered in the execution time for the parallel 
implementation. The serial execution time fRJIEKN is the time required to compute the 
SVD for an  × 
 matrix, excluding the time required for reading the matrix from the 
file and writing the result back. The parallel run time fkKIKNNJN is defined as: 
 fkKIKNNJN = ftOGRJHONLJI + fuPPGDGNKvEO0
+ fwEKxO0KNEyKvEO0 + fzODDG0EPKvEO0, 
Equation 5.1 
where ftOGRJHONLJI is the time required to perform the Householder Bidiagonalization on 
the GPGPU, fuPPGDGNKvEO0 is the time required to perform accumulation of the 
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transformations on the GPGPU, fwEKxO0KNEyKvEO0 is the time required for diagonalization 
of the bidiagonal form on the CPU, and fzODDG0EPKvEO0 is the total time required for 
transferring the matrices to the device and transferring the results back to the host. The 
speed up n is calculated as: 
 n = fRJIEKNfkKIKNNJN Equation 5.2 
In the remaining sections of this chapter, we will present the memory requirements, speed 
up, and breakdown of the runtime for each kernel of the parallel code. 
 
5.3 Memory Requirements 
 The parallel code is divided in six compute kernels. Four of them compute the 
Householder bidiagonalization, the fifth one computes the right hand transformations and 
the last one computes the left hand transformations. OpenCL has a function 
clGetProgramBuildInfo that can be used in conjunction with NVIDIA’s OpenCL 
extension –cl-nv-verbose to obtain information about the resources that each kernel 
is using. Table 5.2 shows the amount of constant memory and registers used by each 
kernel. The maximum register count, as seen from Table 5.2, is 25 registers per thread. 
Since there are 32 processing cores per compute unit, the total number of registers 
amounts to 25 × 32 = 800 per compute unit. Since NVIDIA Tesla C2050 has 32768 
registers per 32 processing cores, the register requirement is far less than the available 
registers. All temporary variables declared inside the kernel reside in these registers. The 
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constant memory shown in Table 5.2 is part of the global memory, which is cached to 
improve performance. All constant variables are stored in the constant memory.  
Table 5.2: Resources required for each kernel 
Kernel Function Resources Used 
Row Vector Reduction Compute length of a 
row vector 
Registers: 8 
Constant Memory: 52 bytes 
Column Vector Reduction Compute length of a 
column vector 
Registers: 8 
Constant Memory: 56 bytes 
Row Transformations Matrix-row vector 
product and outer 
product 
Registers: 26 
Constant Memory: 76 bytes 
Column Transformations Matrix-column vector 
product and outer 
product 
Registers: 23 
Constant Memory: 76 bytes 
Accumulation of Right Hand 
Transformations 
Matrix-row vector 
product and outer 
product 
Registers: 24 
Constant Memory: 68 bytes 
Accumulation of Left Hand 
Transformations 
Matrix-column vector 
product and outer 
product 
Registers: 25 
Constant Memory: 64 bytes 
 
 The use of local or shared memory depends on the local work size. Each kernel 
allocates lmn × Ce#~(~'d) bytes of local memory. For SVD computation of an 
 × 
 matrix, we allocate  × 
 × Ce#~(~'d) + 
 × 
 × Ce#~(~'d) + 
 ×
Ce#~(~'d) bytes of global memory. The first  × 
 chunk of memory is for the 
matrix U, the 
 × 
 chunk of memory is for the matrix V and the 
 × 1 chunk is for a 





 The execution times for the serial code based on [1] for matrices of different sizes 
are listed in Table 5.3. We will present the achieved speed up graphs for matrix sizes 
mentioned in Table 5.3 with different local work sizes and then present the breakdown of 
the execution time required for the different parts of the parallel code for the fastest 
results. 
Table 5.3: Serial Runtimes 
Matrix Size ( × 
) Serial Runtime (Seconds) 10000 × 100 0.865705 1000 × 1000 11.021325 2000 × 2000 136.301463 4000 × 4000 1410.563345 10000 × 10000 29786.823024 
 
 Figure 5.1 shows the matrix size vs. speed up for different local work sizes. We 
can observe that the speed up increases as the matrix size increases. Also, the speed up 
for each matrix size depends on the local work size because as the matrix size increases, 
each work group handles more data irrespective of the local work size since more warps 
are scheduled per work group. While one warp is performing computations, another warp 
scheduled on the same multi-processor can fetch data from the global memory to the 
local memory and be ready for its turn. This helps to hide global memory latency. The 
41 
 
ratio of the number of active warps to the maximum number of warps allowed is called as 
the occupancy of a multi-processor. 
 
Figure 5.1: Matrix sizes vs. Speed up for each Local Work Size 
 
The choice of local work size and the number of registers used in the kernel play 
an important role in determining the occupancy. NVIDIA provides an occupancy 
calculator that calculates the occupancy based on the number of registers, bytes of local 
memory used and the local work size. All the kernels have the occupancy of 67% for the 
local work size of 128 and the local memory of 512 bytes. Above 128, the occupancy 
does not increase. As seen from Figure 5.1, for the matrix size of 10000X10000, we have 
the highest speed up for the local work size of 128. Higher local work sizes serialize the 
execution since at a given time only 32 threads are active per multi-processor. Hence, 128 
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serves as an optimum value for the 10000X10000 matrix. For smaller matrices, lower 
work sizes work better as the data is divided across all the multiprocessors for smaller 
work sizes. For example, if we use 128 as the local work size for a 1000X1000 matrix, 
only 8 multiprocessors will be used for computations. The local work size of 128 will 
help hide the global memory latency but it will also serialize the execution and will not 
utilize the available compute resources efficiently. We can clearly see the effects of this 
configuration in Figure 5.1. Hence, it is necessary to determine the best local work size 
for a matrix of given size through experimentation. Table 5.4 presents the optimum local 
work sizes for each of the matrix sizes corresponding to Figure 5.1 and the speed up 
calculated for each matrix size. The maximum speed up achieved was approximately 20x 
for the largest matrix size, 10000X10000. 
Table 5.4: Speed Up Values for the Optimum Local Work Size 
Matrix Size Total Execution Time 
(Seconds) 
Local Work Size Speed Up 
10000X100 2.940277 16 0.294429743 
1000X1000 4.795616 16 2.298208405 
2000X2000 21.925758 32 6.216499471 
4000X4000 100.043918 64 14.09944126 
10000X10000 1455.350711 128 20.46710995 
 
 Table 5.5 presents the best execution times for different matrix sizes for each 
kernel of the parallel implementation. We can see that the Householder Bidiagonalization 
and the Accumulation of the Transformations are the largest contributors to the execution 
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time of the parallel implementation. The diagonalization, which is executed on the CPU 
serially, and the transfer of the data to and from the device take very small percentage of 
the total execution time. This time is small because we transfer all the data only once at 
the beginning and move the results back after the accumulation of the transformations is 
done. The time required for moving the data and for the serial computation of the 
diagonalization increases with increase in the matrix size as expected. 
Table 5.5: Execution time in seconds for the fastest parallel implementations 








10000X100 1.526413 1.40745 0.006252 0.01041 
1000X1000 2.641518 2.036463 0.117484 0.024773 
2000X2000 13.342647 8.560996 0.021964 0.098177 
4000X4000 65.372981 34.404371 0.266414 0.383297 
10000X10000 1189.908109 263.527825 1.914547 2.412052 
 
5.5 Summary 
 We discussed the experimental system, method of speed up calculation, memory 
requirements and the results of our implementation. We also discussed the reasons for the 
different speed up values for different matrix sizes and local work sizes. In the next 






CONCLUSION AND FUTURE WORK 
 
 The GPGPU implementation based on the parallel implementation explained in 
Chapter 4 was successful in improving the performance of the serial SVD algorithm by 
making use of the vast computational capabilities of the GPGPU. We were able to divide 
the SVD algorithm into multiple steps and determine the parallelism in each of those 
steps. Our parallel implementation achieved speed ups up to 20x over the serial 
implementation on an NVIDIA Tesla C2050.  
 We used several optimizations to achieve this result: reducing conditional 
statements that helped to avoid serialization of the code, maximizing use of the local 
memory helped overcome the large latency of the global memory and minimizing the 
transfer of the data between the host and the device helped reduce unnecessary data 
transfer overhead. The last optimization was achieved by computing the sum of the 
partial sums on the device as explained in Chapter 4, which kept the amount of time spent 
transferring the data below 0.6% of the total execution time [Table 5.5].  
 Empirical observations for different local work sizes for a matrix showed 
improved performance for certain local work sizes and the CUDA occupancy calculator 
aided in the understanding of these performance differences. The results for different 
matrix sizes show that the parallel implementation is more suitable for large matrices as 
the data transfer time and other latencies are effectively hidden when working with larger 
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data sizes. The actual amount of data needed for good performance depends on the nature 
of the algorithm and must be determined by experimentation. 
 Our implementation uses OpenCL, an open standard for programming 
heterogeneous platforms. Hence, it can be executed on GPGPUs from other vendors with 
minimal coding modifications. Several professional libraries such as CULA [11] and 
MAGMA [12] are available that implement efficient linear algebra techniques including 
SVD using CUDA. AMD has an accelerated math library written in OpenCL [20] that 
includes several BLAS routines. However, to our knowledge, this is the first attempt to 
use OpenCL for implementation of the SVD algorithm. We successfully demonstrated 
how to harness the computing powers of the GPGPU with the help of OpenCL through 
our implementation. 
 Our work focuses on the performance of the SVD algorithm on NVIDIA 
GPGPUs. Although the OpenCL code written for NVIDIA GPGPUs can be executed on 
AMD GPGPUs as mentioned previously, achieving maximum performance on AMD 
GPGPUs will require in-depth knowledge of their architecture and may require a few 
additional optimizations. In future work, a study of the AMD GPGPU architecture will 
provide insight into the set of optimizations common to both NVIDIA and AMD 
GPGPUs and optimizations specific for a particular architecture. 
 The size of the matrix for SVD computation is limited by the GPGPU memory 
size. For large matrices that cannot fit in the available memory, a multi-GPU 
implementation will be necessary. It will involve synchronization between the host and 
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all the GPGPUs and transferring the data between the GPGPUs. Further studies can 
evaluate the feasibility for such an implementation. 
 Finally, it will be interesting to compare the OpenCL implementation with a 
CUDA implementation. Even though the authors of [5] have a CUDA implementation 
and both [11] and [12] have professional libraries in CUDA, a direct comparison will not 
be appropriate as the implementation in [5] uses an older GPGPU and the source code for 
[11] and [12] is not open source, hence their SVD implementation is not known. Our 
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